Agent
Jobs
Applied
Tracker
Profile
    1. Jobs for you
    2. Job

    Job · 13741623

    Microchip Technology logo

    Technical Staff Engineer - Design

    Microchip Technology · Bengaluru · onsite · Posted 57d ago

    Undisclosed8–13 yrsfulltimeSourced fromNaukri

    About a minute. You'll make an account on the way through.

    About this role

    Job Summary
    The successful candidate will join the rapidly growing Data Center Solutions (DCS) business unit at Microchip. DCS has a broad portfolio of products widely deployed by the industry\u2019s cutting-edge server/storage OEMs and hyperscale datacenters. Customers deploy DCS solutions into applications ranging from Big Data capacity storage to artificial intelligence and machine learning that are helping to shape the next digital age. Our product portfolio includes SAS/PCIe/NVMe/CXL products that connect, manage, and secure the world\u2019s information, including Flash Controllers, High Performance Switches, RAID Controllers and Memory Controllers. Join a team where you can expand your skill set and drive key elements of the industry\u2019s technology leadership.
    Responsibilities
    • Own design planning and construction of pad rings, bump patterns, ensuring alignment with package and system-level constraints.
    • Develop, implement, and maintain IO connectivity, pad ring definitions, and bump pattern designs throughout the design cycle.
    • Generate and validate physical design handoff deliverables including pad ring DEF files, Verilog netlists, bump maps, and associated implementation data for downstream teams.
    • Ensure IO and pad ring designs comply with design standards, package constraints, and implementation best practices.
    • Collaborate with Architecture, Product Design, Internal IP Packaging, Implementation, Product Engineering, Technology Development, and Foundry teams to align on IO/package requirements and resolve technical issues.
    • Support Verification, Emulation, ASIC validation, and silicon debug efforts by analyzing IO-related issues and driving design improvements.
    Requirements/Qualifications
    • B.S. degree in electrical engineering with 12+ years related experience.
    • Hands-on experience with pad ring planning, IO cell placement, and bump map/pattern definition for advanced SoC designs.
    • Knowledge of IO library cells, IO standards, and PHY-level IO interfaces (SerDes, DDR, PCIe, CXL).
    • Experience with IO planning and implementation EDA tools (e.g., Orbit IO, ISP or equivalent); specific tool experience is valuable but not mandatory.
    • Experience generating and validating IO connectivity deliverables (pad ring DEF, IO netlist, bump assignment) for physical design hand-off.
    • Understanding of Foundation and Hard IP related views including RTL, lef and liberty.
    • Working proficiency in flow automation and scripting using tcl and/or python.
    • Excellent analytical, communication (written and verbal), and documentation skills.
    Preferred qualifications
    • M.S. degree in electrical engineering
    • Basic understanding of DFT methodologies mainly JTAG/Boundary Scan (IEEE 1149.1) architecture and TAP controller operation for including post-silicon bring-up and debug flows for SoC IO validation.
    • Exposure to RTL compilation and Synthesis flow including understanding of Verilog/System Verilog is desirable.
    • Working knowledge of Industry standard Project management, versioning and tracking tools e.g. SVN, JIRA.
    Travel Time
    0% - 25%


    Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

    Sourced from naukri

    Skills

    AutomationDdreda toolsCompilationDownstreamEmployee developmentASICJTAGdesign engineerDFTconstructionEvent DrivenFoundryDebugboundary scanelectrical engineeringJira AtlassianArchitectureBig DataArtificial Intelligence

    About Microchip Technology

    Microchip Technology logo

    Microchip Technology

    Semiconductors

    2.1k+

    employees

    1989

    37 years old

    Chandler, Arizona

    US

    ₹19.1L PA avg

    Avg at Microchip Technology

    About

    Microchip Technology provides embedded control solutions, serving diverse sectors with tools that enhance design efficiency and reduce costs.

    Industries

    SemiconductorsInternet

    Employee ratings

    10 reviews

    3.8/ 5

    Culture

    3.6

    Career growth

    2.8

    Work-life

    3.8

    Employees rate it well for

    Work-Life Balance43Company Culture38

    Find them on

    WebsiteLinkedInAmbitionBox reviews

    Technical Staff Engineer - Design · waiting for your command