Staff STA Engineer
Analog Devices · Bengaluru · onsite · Posted 5d ago
Undisclosed6–12 yrsfulltimeSourced from
About a minute. You'll make an account on the way through.
About this role
Job Summary
Key Responsibilities
Must Have Skills
Preferred Education and Experience
Job Details
Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.
As a Staff Synthesis STA Engineer, you will own lead own Synthesis STA for complex high performance ICs with large digital analog interfaces.
Key Responsibilities
- Digital Synthesis of high performance Digital blocks
- Timing constraint development, analysis, validation and debug
- RTL to Netlist Logical equivalence check and debugging failures
- STA flow setup, convergence, reviews, flow optimization
- Timing, Noise, DRC (transition, capacitance) signoff for multi-mode, multi-corner
- Flow automation using TCL/Perl/Python
- Supporting Floor-planning, Placement, CTS, Routing, Extraction, Physical Verification, EM/IR flows, Signoff checks
Must Have Skills
- Hands on experience in Digital Synthesis, DFT insertion, Check Design and Check Timing Analysis
- Good understanding of all aspects of liberty models including power
- Ability to develop complex timing constraints by working with designers is a must. Should have experience in IP/subsystem/full-chip timing constraints
- Knowledge of commands and constructs supported across synthesis, STA , LEC and PD tools
- Analysis skills to root cause of timing violations issues and suggest solutions across various stages of design Implementation
- Hands on experience with the STA and Signoff of complex high speed SoC designs in cutting edge process technologies (16nm and below).
- Strong expertise in Timing ECOs driven by tool and manual ECO techniques for timing closure
- Sound understanding of Scan/DFT modes and timing
- Must have worked on Leakage and Dynamic power optimization of logic as part of Synthesis
- Must have worked on Synthesis/STA of 4+ successful tapeouts at lower geometries
- Familiar with digital flow design aspects RTL to GDS
- Proficiency in tcl/perl/python scripts and automation on timing analysis tools
- Flow enhancements to resolve timing and/or timing-DRC issues
- Hands on experience in Floor-planning, Placement, CTS, Routing using physical design tools, Extraction, Physical Verification, EM/IR flows, Signoff checks is desirable
- Good communication skills in cross-collaborative environment
Preferred Education and Experience
- Bachelors or Masters degree in Electrical Engineering, Computer Engineering.
- 6-12 years of relevant experience.
Job Details
- Job Req Type: Experienced
- Required Travel: Yes, 10% of the time
- Shift Type: 1st Shift/Days
Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.
Sourced from naukri
Skills
Automationphysical designExportcomputer engineeringAnalogdigital designPerlRoboticsDFTCompensation And BenefitsdebuggingDebugelectrical engineeringPythonHealthcareCommunication SkillsPhysical VerificationGDSArtificial Intelligence
About Analog Devices

Analog Devices
Semiconductors
1.2k+
employees
1994
32 years old
Wilmington, MA
United States Of America
₹31.2L PA avg
Avg at Analog Devices
About
Analog Devices is a global leader in the design and manufacturing of analog, mixed signal, and DSP integrated circuits to help solve the toughest engineering challenges.
Industries
SemiconductorsInternetManufacturingElectronics
Employee ratings
10 reviews
4.0/ 5
Culture
4.1
Career growth
3.1
Work-life
3.8
Employees rate it well for
Company Culture41Overall Company40
Find them on