Agent
Jobs
Applied
Tracker
Profile
    1. Jobs for you
    2. Job

    Job · 18977567

    Qualcomm logo

    Staff Engineer - Synthesized Model IP Design

    Qualcomm · Bengaluru · onsite · Posted 29d ago

    Undisclosed10–15 yrsfulltimeSourced fromNaukri

    About a minute. You'll make an account on the way through.

    About this role

    Job Area: Engineering Group, Engineering Group > Hardware Engineering
    Job Summary
    We are seeking a Staff Engineer with 10+ years of experience in ASIC/SoC design to develop and deliver synthesized IP models for emulation and FPGA prototyping platforms. The ideal candidate will possess strong expertise in RTL design, C/C++ modeling, FPGA implementation, and emulation technologies. The role requires technical leadership, architecture contributions, project planning, and collaboration across design, verification, software, and platform teams.
    Responsibilities
    • Lead the design and development of synthesizable IP models for emulation and FPGA prototyping platforms.
    • Contribute to architecture and micro-architecture definition, design reviews, and implementation strategies.
    • Develop and optimize RTL implementations using Verilog/SystemVerilog with focus on functionality, performance, area, and timing closure.
    • Develop and maintain C/C++ reference models and ensure alignment with RTL implementations.
    • Drive IP integration, debug, validation, and bring-up activities across simulation, emulation, and FPGA environments.
    • Support FPGA implementation activities including synthesis, timing closure, hardware validation, and performance optimization.
    • Work closely with architecture, verification, software, and system teams to enable platform bring-up and software development.
    • Prepare project plans, estimate schedules, identify technical risks, and drive execution to committed milestones.
    • Mentor 2-4 engineers and contribute to technical guidance, code reviews, and engineering best practices.
    • Drive adoption of automation, AI-assisted design methodologies, and productivity improvements.
    Required Qualifications
    • Bachelor's or Master's degree in Electrical, Electronics, or Computer Engineering, or related field.
    • 10+ years of experience in ASIC, SoC, FPGA, RTL design, or emulation/prototyping domains.
    • Experience delivering complex IP, subsystem, or SoC projects from development through validation.
    Technical Skills
    • Strong expertise in synthesizable model development, Verilog/SystemVerilog RTL design, and ASIC/SoC design methodologies.
    • Experience contributing to architecture and micro-architecture discussions and translating specifications into high-quality RTL.
    • Strong C/C++ programming skills with experience developing reference models and validation frameworks.
    • Good understanding of AXI/AHB/APB protocols, CDC, reset architecture, power management, and system-level integration.
    • Experience with Git, CI/CD workflows, and scripting using Python, Tcl, Perl, or Shell.
    Emulation FPGA Prototyping
    • Hands-on experience with Xilinx FPGA design and prototyping flows, including AMD/Xilinx UltraScale+ and Versal architectures.
    • Experience with FPGA synthesis, implementation, timing closure, debug, and hardware bring-up using Vivado tools.
    • Familiarity with Siemens Veloce/Veloce TBX, Cadence Zebu, Palladium, or equivalent emulation platforms.
    • Understanding of SCE-MI, DPI-C, transactors, transaction-based acceleration, software-driven validation, and co-emulation methodologies.
    Protocol Knowledge
    • Familiarity with one or more industry-standard protocols including LPDDR5/LPDDR5X/LPDDR6, PCIe, Ethernet, USB, UART, I2C/I3C, MIPI C-PHY/D-PHY, AXI, AHB, and APB.
    Preferred Qualifications
    • Experience with large-scale SoC prototyping, software bring-up, and emulation-based validation.
    • Experience with multi-FPGA partitioning and system integration.
    • Familiarity with AI-assisted semiconductor design methodologies and productivity tools.
    • Exposure to HLS methodologies and cloud-based EDA workflows.
    Leadership Soft Skills
    • Strong analytical and problem-solving skills with the ability to debug complex hardware and system-level issues.
    • Excellent communication and collaboration skills in a cross-functional environment.
    • Experience mentoring junior engineers and leading technical discussions across teams.
    • Ability to plan, prioritize, and execute projects with a strong sense of ownership and accountability.
    • Self-motivated with a focus on engineering excellence, innovation, and continuous improvement.
    Minimum Qualifications
    • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
    • OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
    • OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

    Sourced from naukri

    Skills

    CdcAutomationFPGA DesignCadenceHardware Engineeringcomputer engineeringperformance optimizationPerlProgrammingASICPCIEpower managementElectronics EngineeringEvent DrivenDebugMIPIcloudArchitectureModel DevelopmentGITArtificial Intelligence

    About Qualcomm

    Qualcomm logo

    Qualcomm

    Semiconductors

    22k+

    employees

    1996

    30 years old

    San Diego,California

    United States

    About

    Qualcomm invents breakthrough technologies that transform how the world connects, computes and communicates.

    Industries

    SemiconductorsHardware & Networking

    Employee ratings

    1,207 reviews

    3.7/ 5

    Culture

    3.4

    Career growth

    3.2

    Work-life

    3.3

    Employees rate it well for

    Work Life Balance267Salary160Work Culture155Learning100Senior Management91

    Find them on

    WebsiteLinkedInAmbitionBox reviews

    Staff Engineer - Synthesized Model IP Design · waiting for your command