HYDERABAD · FULLTIME
STA Verification Engineer (BB60FT RM 4355)
Sourceright Technologies
Hyderabad · onsite · Posted 48d ago
Sourced from
Undisclosed6–11 yrsfulltimeHyderabad
About a minute. You'll make an account on the way through.
agent · working
- Read this posting0.7s
- Found the form on Naukri · 11 questions to answer1.0s
- Decided the answers for all of them3.0s
- Tailor your résumé to this role
- Waiting for you
Section · 01
About this role
Position: STA Verification Engineer (BB60FT RM 4355)
Mandatory
- Full-chip timing analysis / STA signoff (PrimeTime or equivalent) - 4+ yrs, Mandatory
- SDC constraint development (clocks, generated clocks, false paths, multicycle, async) - 4+ yrs, Mandatory
- STA flow methodologies timing closure (setup/hold, recovery/removal, slew, fanout) - 4+ yrs, Mandatory
- Tcl/Python scripting for automation and debug - 4+ yrs, Mandatory
- HBM/DRAM architecture memory timing concepts - 4+ yrs, Mandatory
Education: BE or MTech (mandatory)
Key responsibilities
- Lead block-level full-chip STA signoff for HBM across PVT corners.
- Create/validate SDCs, implement clocking solutions, correlate with simulation.
- Drive timing closure and automation; mentor team; coordinate with Design/Layout/Verification.
Job Category: STA Verification Engineer
Job Type: Full Time
Job Location: Hyderabad
Experience: 6+ years
Notice period: 0-30 days
Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.
Sourced from naukri
Section · 02
Skills
AutomationScriptingSTAtiming closureMentorSimulationdebuggingPythonArchitecture