Agent
Jobs
Applied
Tracker
Profile
    1. Jobs for you
    2. Job

    Job · 15245017

    HYDERABAD · FULLTIME

    Senior Memory Layout Engineer

    LeadSoc Technologies India Pvt Ltd logo

    LeadSoc Technologies India Pvt Ltd

    Hyderabad · onsite · Posted 50d ago

    Sourced fromFoundit
    Not disclosed4–8 yrsfulltimeHyderabad

    About a minute. You'll make an account on the way through.

    agent · working

    • Read this posting0.5s
    • Found the form on Foundit · 6 questions to answer1.4s
    • Decided the answers for all of them2.8s
    • Tailor your résumé to this role
    • Waiting for you

    Section · 01

    About this role

    Senior Memory Layout Engineer

    Experience-(4–8 Years)

    Location: Hyderabad

    About the Role

    Join a world-class silicon engineering team developing next-generation SRAM and memory IP for advanced SoCs. As a Senior Memory Layout Engineer, you will own the physical implementation of high-density memory macros, working closely with circuit design and process teams to deliver silicon-proven, high-performance memory solutions.

    Key Responsibilities

    • Develop full-custom layouts for SRAM and memory macros, including bitcell arrays and peripheral circuits.
    • Design layouts for Sense Amplifiers, Write Drivers, Row/Column Decoders, Precharge Circuits, Redundancy Logic, and Control Blocks.
    • Ensure layouts meet DRC, LVS, ERC, antenna, density, and EM requirements.
    • Perform parasitic-aware layout optimization for performance, power, area, yield, and manufacturability.
    • Collaborate with circuit design teams on floorplanning, matching, routing, shielding, and layout optimization.
    • Support post-layout verification, extraction, silicon debug, and yield improvement activities.

    Required Qualifications

    • B.E./B.Tech/M.E./M.Tech in Electronics or related discipline.
    • 4–8 years of hands-on experience in Memory Layout or Custom Layout engineering.
    • Strong expertise in SRAM layout, bitcell arrays, memory periphery, matching techniques, and custom physical design.
    • Proficiency with Cadence Virtuoso Layout XL, Calibre DRC/LVS, and parasitic extraction tools.
    • Solid understanding of advanced process nodes, design rules, layout-dependent effects (LDE), and reliability considerations.

    Preferred Experience

    • Experience with FinFET technology nodes and advanced semiconductor processes.
    • Exposure to high-performance CPU, GPU, AI Accelerator, or Networking SoCs.
    • Knowledge of automation using SKILL, Python, Perl, or TCL is an advantage.

    What You'll Bring

    • Strong attention to layout quality and physical design excellence.
    • Ability to solve complex layout challenges with a focus on first-pass silicon success.
    • Excellent collaboration skills and a high level of ownership in a fast-paced engineering environment.

    Sourced from foundit

    Section · 02

    Skills

    Reliability Considerationsadvanced process nodes design rulesFinFET technology nodeshigh-performance CPU GPU AI Accelerator or Networking SoCsmatching techniquesparasitic extraction toolstclPerlSRAM layoutPythonCadence Virtuoso Layout XLLayout Dependent EffectsCalibre DRC LVS

    Section · Company

    About LeadSoc Technologies India

    LeadSoc Technologies India Pvt Ltd logo

    LeadSoc Technologies India Pvt Ltd

    Semiconductors

    750

    employees

    2017

    9 years old

    Bangalore / Bengaluru, Karnataka

    India

    ₹18.1L PA avg

    Avg at LeadSoc Technologies India

    About

    LeadSoc Technologies specializes in advanced engineering design services for VLSI and embedded systems, catering to the semiconductor and electronics sectors.

    Industries

    Semiconductors

    Employee ratings

    10 reviews

    4.2/ 5

    Culture

    4.4

    Career growth

    4.4

    Work-life

    4.4

    Employees rate it well for

    Career Growth43Company Culture42

    Find them on

    WebsiteLinkedInAmbitionBox reviews

    Senior Memory Layout Engineer · waiting for your command