Senior Lead DSP Implementation Engineer
Qualcomm · Noida · onsite · Posted 28d ago
Undisclosed5–8 yrsfulltimeSourced from
About a minute. You'll make an account on the way through.
About this role
Company
Qualcomm India Private Limited
Job Area Engineering Group, Engineering Group > ASICS Engineering
Job Summary As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
Minimum Qualifications - Bachelor's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
- Master's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
- PhD in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
- 5 to 8 years of hands on experience in Synthesis and LEC
- Should have strong understanding and in-depth knowledge of Physical Synthesis and Synthesis methodologies with leading industry standard tools.
- Experience with writing timing constraints for synthesis, STA, timing closure and pipelining at different levels for performance optimization and timing closure.
- Experience in all aspects of timing closure for multi-clock domain designs.
- Should be familiar with MCMM synthesis and optimization.
- Should have good understanding of low-power design implementation using UPF.
- Experience with scripting language such as Perl/ Python, TCL.
- Experience with different power optimization flows or technique such as clock gating.
- Should be able to work independently with design, DFT and PD team for netlist delivery, timing constraints validation
- Should be able to handle ECOs and formal verification and maintain high quality matrix
- Proficiency in Python/Tcl
- Familiar with Synthesis tools (Fusion Compiler/Genus)
- Fair knowledge in LEC, LP signoff tools
- Proficient in VLSI front end design steps- Verilog/VHDL, Synthesis, QoR optimization Equivalence Checking
- Familiarity with standard software engineering practices like Version
- Control, Configuration Management, Regression is a plus
- Should be sincere, dedicated and willing to take up new challenges
Sourced from naukri
Skills
ScriptingSOCformal verificationsynthesiscompilerconfiguration managementregressionperformance optimizationAnalogPerlASICASIC DesignDFTLow-Power DesignPythonSoftware EngineeringRest AssuredData ProcessingFront End
About Qualcomm
Qualcomm
Semiconductors
22k+
employees
1996
30 years old
San Diego,California
United States
About
Qualcomm invents breakthrough technologies that transform how the world connects, computes and communicates.
Industries
SemiconductorsHardware & Networking
Employee ratings
1,207 reviews
3.7/ 5
Culture
3.4
Career growth
3.2
Work-life
3.3
Employees rate it well for
Work Life Balance267Salary160Work Culture155Learning100Senior Management91
Find them on