Senior Hardware (FPGA) Engineer - LMI Technologies - Career Page

Mind Technologies · Not specified · onsite · Posted 42d ago

Not disclosed0–2 yrsfulltimeSourced from Foundit

About a minute. You'll make an account on the way through.

About this role

Skip To Job Description

View All Jobs

View Our Website

Your Career at LMI Starts Here

We are recognized as one of Canada's Great Workplaces and a global leader in industrial vision. LMI is a medium-sized technology company built on a culture of openness, respect and engineering excellence. At LMI, our teams work collaboratively toward the shared goal of designing and delivering innovative 3D and 2D machine vision solutions to OEMs and System Integrators operating in industrial factory automation worldwide. The result of this collaboration is high-performance, easy-to-deploy, and vision technologies that deliver consistent results in even the most demanding inline inspection applications today worldwide reliably.

Come join us and add to our inspiring and engaging workplace environment by applying to one of our current opportunities listed. If you don't see something that matches your experience, skills, and interests, come back often to find new career opportunities available. We are looking for the brightest and most innovative professionals to join our team.

Senior Hardware (FPGA) Engineer

Burnaby, BC, Canada

Full Time

Technology

Experienced

LMI is seeking a talented Senior Hardware (FPGA) engineer to join a multi-disciplinary engineering team. The successful candidate will have a proven record in developing complex FPGA code for an embedded environment. The candidate will be responsible for FPGA designs for a distributed system which includes machine vision, cameras, laser drivers, high speed communication channels and image processing. The candidate will be involved in the complete FPGA development cycle, from design to simulation, release and support.

Lead the design and implementation of high-performance RTL using VHDL, Verilog and SystemVerilog
Define FPGA architecture and micro-architecture specifications based on system-level requirements
Collaborate with other teams in the technology department to define HW/SW interfaces and memory maps.
Select appropriate FPGA vendors (Xilinx/AMD, Intel, Microchip) and specific chip families based on project needs.
Design and maintain self-checking testbenches using SystemVerilog/UVM or VHDL/OSVVM to ensure high functional coverage.
Implement constrained random stimulus generation to uncover complex corner cases that manual directed tests might miss.
Deeply analyze data sheets from FPGA vendors and external component providers (ADCs, DACs, PHYs) to verify timing, voltage, and power compatibility.
Mentor other engineers through code reviews and technical guidance.
Conduct feasibility studies for new features or hardware platforms.
Interface with vendors to resolve tool-specific bugs or procure IP cores.

Education and Qualifications

Bachelor Degree in Electrical Engineering
P.Eng designation or working towards it would be desirable
Minimum 5+ years relevant experience designing and testing digital logic (FPGA or ASIC)
Hands-on experience designing with VHDL and/or Verilog complex systems with multiple clock-domains, high speed interfaces (LVDS, PCIe, memories, MIPI, MGT) and data processing cores is required.
Hands-on experience with self-verifying simulation environments and techniques
Strong ability in tracking and identifying FPGA problems (logic, timing, implementation, synchronization)
Experience with HW debugging tools (logic analyzers, Chipscope)
Experience in translating high level requirements into an architecture, considering aspects like resource/power use, performance, ease of maintenance, compatibility and design partitioning into modules or hardware and SW functions.
Able to produce solid designs in a fast-paced environment
Passionate for leading edge technology, out of the box thinking and its challenges
Capable of working in small teams and be accountable for your performance and documentation

Nice to have:

Xilinx Zynq7K and MP, AXI interfaces, Xilinx IP, Vivado, Xilinx ISE, and Chipscope for FPGA development
FPGA/SoCs from other vendors (Intel, Lattice)
Image processing and machine vision concepts
AI concepts and coding tools (Claude, Gemini)
Designs incorporating soft core CPUs: Microblaze, Picoblaze
Higher level design languages (System Verilog, System C) and tools or flows (i.e. Vivado HDL)
Verification (UVM)
Other languages: TCL, C/C++
Experience with Oscilloscopes and Logic Analyzers for development and debugging

Salary Range: $108,000 - $153,000 + Eligibility for Profit Sharing Program Participation (pending successful completion of probationary period and based on business performance)

Perks and Benefits

Health Benefits: Full health care coverage (with 100% paid premiums) including dental, vision, and drugs for you and your family.
Work-Life Balance: We support a healthy balance with hybrid work arrangements, flextime, and competitive paid time off.
Growth & Development: An annual Education Support Program for training and professional growth, plus annual performance reviews.
Enjoy free snacks and drinks, team-building events, tenure awards, and our official May the 4th (Star Wars Day) company holiday!
Access to an on-site fitness facility, tennis/basketball court, and company-wide wellness initiatives
This is a hybrid position based out of our Burnaby, BC headquarters. To support our collaborative model, preference will be given to local candidates that are able to work in the office on Tuesdays, Wednesdays and Thursdays.
We are recognized as a Great Place to Work for 10 consecutive years!

Our Recruitment Process

While we appreciate your interest in LMI very much, we are only able to respond to candidates selected for further consideration.

We believe in a transparent and collaborative hiring journey. Our goal is to ensure you are as excited about us as we are about you. Below is the typical path (can vary by position):

Talent Discovery (Human Resources): An initial screening call focused on your professional background, language and communication proficiency, and cultural alignment with the team as well as overview of role and company.
Role Fit (Hiring Manager): A deep dive into your experience, knowledge and skills as well as sharing of role expectations and team initiatives.
Team Fit (Peers and Colleagues): An opportunity to meet with potential team members and/or cross-functional peers to discuss your experience/background and their experience and work at LMI.
Assessment: Some roles may entail a technical assessment to further discover your technical capabilities and skills.

About LMI Technologies

We are recognized as one of Canada's Great Workplaces and a global leader in industrial vision. LMI is a medium-sized technology company built on a culture of openness, respect and engineering excellence. At LMI, our teams work collaboratively toward the shared goal of designing and delivering innovative 3D and 2D machine vision solutions to OEMs and System Integrators operating in industrial factory automation worldwide. The result of this collaboration is high-performance, easy-to-deploy, and cost-effective vision technologies that deliver consistent results in even the most demanding inline inspection applications today worldwide reliably.

#LMISJ

We assure you, once you complete your application, your information is safe with us. To learn more about how we use your personal data, please review our Privacy Policy (https://lmi3d.com/privacy-policy).

Share Apply

Apply for this position

Required*

// GTM Values For A/B Testing var EXP1_TWO_STAGE_APPLY_ENABLED = false; var EXP1_TWO_STAGE_APPLY_CHOSEN = false; window.resumeRequired = true;

First Name*

Last Name*

Email Address*

Phone*

Address

Resume*

We've received your resume. Click here to update it.

Attach resume or Paste resume

Attach resume as .pdf, .doc, .docx, .odt, .txt, or .rtf (limit 5MB) or Paste resume

Paste your resume here or Attach resume file

Cover Letter

What's your highest level of education completed

College or University

LinkedIn Profile URL:

Website, blog or portfolio:

Desired salary

Earliest start date

How many years of experience do you have in end-to-end FPGA development (architecture, RTL coding, and timing closure)*

Human Check*

Submit Application

This website uses cookies and other analytics technologies.

By selecting Allow, you consent to the recording, use and sharing of your website activity by this website and its service providers.

AllowReject All

// Define Google Tag Manager script function runGoogleTagManagerScript() const gtmScript = document.createElement(script); gtmScript.async = true; gtmScript.src = https://www.googletagmanager.com/gtm.jsid=GTM-H9NR; const firstScript = document.getElementsByTagName(script)[0]; firstScript.parentNode.insertBefore(gtmScript,firstScript); // Set tracking consent to denied by default window.dataLayer = window.dataLayer || []; function gtag() dataLayer.push(arguments); gtag(consent, default, ad_user_data: denied, ad_personalization: denied, ad_storage: denied, analytics_storage: denied, wait_for_update: 500, ); dataLayer.push(gtm.start: new Date().getTime(), event: gtm.js); window.googleTagManager = window.dataLayer; // If consent has already been granted, load Google Tag Manager if (localStorage.getItem(trackingConsentGranted) === true) runGoogleTagManagerScript(); function grantConsent() // Store tracking consent preference and push update to Google Tag Manager localStorage.setItem(trackingConsentGranted, true); function gtag() googleTagManager.push(arguments); gtag(consent, update, ad_user_data: granted, ad_personalization: granted, ad_storage: granted, analytics_storage: granted ); // Load Google Tag Manager runGoogleTagManagerScript(); function denyConsent() // Store tracking consent preference and do not load Google Tag Manager localStorage.setItem(trackingConsentGranted, false); $([data-track-share-click]).click(function () googleTagManager.push( event: gaEvent, eventCategory: Share Job, eventAction: Click, eventLabel: $(this).data(track-share-click) + Share ); ); function initializeGainsightPX() // Get current page URL var currentURL = window.location.href; // Check if URL contains /apply/confirm/ if (currentURL.includes(/apply/confirm/)) return; // Exit function, do not proceed with initialization // Check to see if user id exists in sample population loading Gainsight PX var sessionID = d1707e97774539884dcdffb372c3b2b1; var visitorType = guest; var samplePercentage = 1; var accountId = customer_20200617203419_0QAXBCCEP2CKRLME; var accountName = lmitechnologies; // Format signUpDate as YYYY/MM/DD const today = new Date(); const signUpDate = today.getFullYear() + / + String(today.getMonth() + 1).padStart(2, 0) + / + String(today.getDate()).padStart(2, 0); if (visitorType !== guest || __IdSampler.isIdInSamplePopulation(sessionID, samplePercentage)) // Load Gainsight Script (function (n, t, a, e) let i = aptrinsic; n[i] = n[i] || function () (n[i].q = n[i].q || []).push(arguments); ; n[i].p = e; let r = t.createElement(script); r.async = true; r.src = a + a= + e; let c = t.getElementsByTagName(script)[0]; c.parentNode.insertBefore(r, c); )(window, document, https://web-sdk.aptrinsic.com/api/aptrinsic.js, AP-D0FHNVQROUMO-2); // Send custom attributes including Account ID and Account Name aptrinsic(identify, id: sessionID, role: Visitor, signUpDate: signUpDate , id: accountId, name: accountName ); // Initialize Gainsight PX if the URL condition is met initializeGainsightPX(); window.NREUM||(NREUM=);NREUM.info=beacon:bam.nr-data.net,licenseKey:[phone removed],applicationID:29127175,... [truncated for excel]

Sourced from foundit

Skills

OSVVMXilinxMicrochiptclcVerilogUVMSystem VerilogFPGAPCIEVHDLlvdsMIPIchipscopeAMdIntel

About Mind Technologies

Mind Technologies

IT Services & Consulting

employees

1980

46 years old

Mumbai,Maharashtra

India

₹3.8L PA avg

Avg at Mind Technologies

About

Our IT company has a rich history rooted in the vision and experience of our founders, who recognized the potential of technology to transform the healthcare industry. Drawing on their extensive backgrounds in the US healthcare domain and leadership roles in IT companies, they embarked on a journey to establish an organization that would bridge the gap between healthcare and technology.

Employee ratings

10 reviews

4.9/ 5

Culture

3.7

Career growth

3.1

Work-life

3.9

Employees rate it well for

Overall Company49Skill Development48

Find them on

LinkedIn AmbitionBox reviews

Your Career at LMI Starts Here

Education and Qualifications

Bachelor Degree in Electrical Engineering

P.Eng designation or working towards it would be desirable

Minimum 5+ years relevant experience designing and testing digital logic (FPGA or ASIC)

Hands-on experience designing with VHDL and/or Verilog complex systems with multiple clock-domains, high speed interfaces (LVDS, PCIe, memories, MIPI, MGT) and data processing cores is required.

Hands-on experience with self-verifying simulation environments and techniques

Strong ability in tracking and identifying FPGA problems (logic, timing, implementation, synchronization)

Experience with HW debugging tools (logic analyzers, Chipscope)

Experience in translating high level requirements into an architecture, considering aspects like resource/power use, performance, ease of maintenance, compatibility and design partitioning into modules or hardware and SW functions.

Able to produce solid designs in a fast-paced environment

Passionate for leading edge technology, out of the box thinking and its challenges

Capable of working in small teams and be accountable for your performance and documentation

Nice to have:

Xilinx Zynq7K and MP, AXI interfaces, Xilinx IP, Vivado, Xilinx ISE, and Chipscope for FPGA development
FPGA/SoCs from other vendors (Intel, Lattice)
Image processing and machine vision concepts
AI concepts and coding tools (Claude, Gemini)
Designs incorporating soft core CPUs: Microblaze, Picoblaze
Higher level design languages (System Verilog, System C) and tools or flows (i.e. Vivado HDL)
Verification (UVM)
Other languages: TCL, C/C++
Experience with Oscilloscopes and Logic Analyzers for development and debugging

Salary Range: $108,000 - $153,000 + Eligibility for Profit Sharing Program Participation (pending successful completion of probationary period and based on business performance)

Perks and Benefits

Health Benefits: Full health care coverage (with 100% paid premiums) including dental, vision, and drugs for you and your family.

Work-Life Balance: We support a healthy balance with hybrid work arrangements, flextime, and competitive paid time off.

Growth & Development: An annual Education Support Program for training and professional growth, plus annual performance reviews.

Enjoy free snacks and drinks, team-building events, tenure awards, and our official May the 4th (Star Wars Day) company holiday!

Access to an on-site fitness facility, tennis/basketball court, and company-wide wellness initiatives

This is a hybrid position based out of our Burnaby, BC headquarters. To support our collaborative model, preference will be given to local candidates that are able to work in the office on Tuesdays, Wednesdays and Thursdays.

We are recognized as a Great Place to Work for 10 consecutive years!