NT
Senior Design Verfication Engineer - UVM/System Verilog
NobleEdge Talent Advisory · Bengaluru · onsite · Posted 84d ago
Not disclosed7–15 yrsfulltimeSourced from
About a minute. You'll make an account on the way through.
About this role
Senior Design Verfication Engineer - UVM/System Verilog
Sourced from hirist
Skills
AtpgMixed SignalUVMSystem VerilogDesign VerificationDFT