Physical Design Engineer

Job Summary

Lead Physical Design Engineer

Physical implementation for ASIC, SoC and IP core programmes floorplan through signoff.

Job Details

Job type: Full time. Experience: 8+ years. Location: Bengaluru, India.

The Work

What the role involves

• Floorplanning, placement, clock tree synthesis, routing and timing closure across multiple corners.
• Power integrity, IR analysis and physical verification through to DRC and LVS signoff.
• Working within foundry PDKs across mature and advanced nodes.

Key competencies:

• Physical design
• Timing closure
• CTS
• IR/EM
• DRC/LVS
• PDK

To apply

A CV is fine. What helps more is a paragraph about a problem you solved that was harder than it looked, and what you would do differently now.

Common Questions

Where is this role based

Bengaluru, India. Full time.

What experience is expected

8+ years. The range is a guide rather than a filter; make the case if you are outside it.

How do I apply

Write to with the role title in the subject, and include a paragraph about a problem you solved that was harder than it looked.

Keep reading

Related work

Build with Faststream

Bring us the difficult part

Tell us the specification, the constraint and the deadline. Programmes that cross silicon, radio, embedded and AI are where Faststream is strongest.

Cookies on this site

We use one essential entry to remember your choice. Analytics are optional and off unless you turn them on. There is no advertising, no retargeting and no cross-site tracking here. The cookie policy lists everything, and it is a short list.

Disclaimer: This job posting and location has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.