BENGALURU · FULLTIME

Physical Design Engineer

3iTech Global Private Limited

Bengaluru · onsite · Posted 40d ago

Sourced from Foundit

Not disclosed6–15 yrsfulltimeBengaluru

About a minute. You'll make an account on the way through.

agent · working

Read this posting0.3s
Found the form on Foundit · 10 questions to answer1.7s
Decided the answers for all of them2.9s
Tailor your résumé to this role
Waiting for you

Section · 01

About this role

Description

We are seeking an experienced Physical Design Engineer to join our team in India. The ideal candidate will have a strong background in physical design implementation and will be responsible for optimizing IC layouts to meet performance and power requirements.

Responsibilities

Perform physical design implementation of integrated circuits (ICs) from RTL to GDSII.
Develop and optimize physical layouts for performance, power, and area.
Conduct design rule checks (DRC) and layout versus schematic (LVS) verification.
Collaborate with design engineers to resolve issues related to physical design.
Utilize EDA tools for various stages of the physical design flow, including synthesis, place and route, and timing analysis.
Engage in design reviews and provide feedback to ensure adherence to design specifications.

Skills and Qualifications

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
6-15 years of experience in physical design engineering or a related field.
Proficiency in using EDA tools such as Cadence, Synopsys, or Mentor Graphics.
Strong understanding of VLSI design principles and physical design methodologies.
Experience with RTL synthesis and timing closure techniques.
Familiarity with scripting languages such as Tcl, Perl, or Python for automation.
Excellent problem-solving skills and attention to detail.
Ability to work collaboratively in a team environment.

Sourced from foundit

Section · 02

Skills

DRC/LVS ChecksFPGA DesignSignal Integritytiming analysisfloor planningPlace And RoutePower OptimizationRTL synthesiscircuit layoutPhysical Verification

Responsibilities

Perform physical design implementation of integrated circuits (ICs) from RTL to GDSII.

Develop and optimize physical layouts for performance, power, and area.

Conduct design rule checks (DRC) and layout versus schematic (LVS) verification.

Collaborate with design engineers to resolve issues related to physical design.

Utilize EDA tools for various stages of the physical design flow, including synthesis, place and route, and timing analysis.

Engage in design reviews and provide feedback to ensure adherence to design specifications.

Skills and Qualifications

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.

6-15 years of experience in physical design engineering or a related field.

Proficiency in using EDA tools such as Cadence, Synopsys, or Mentor Graphics.

Strong understanding of VLSI design principles and physical design methodologies.

Experience with RTL synthesis and timing closure techniques.

Familiarity with scripting languages such as Tcl, Perl, or Python for automation.

Excellent problem-solving skills and attention to detail.

Ability to work collaboratively in a team environment.