Lead Verification Engineer

Job Summary


Responsibilities

• Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
• Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
• Estimate the time required to write the new feature tests and any required changes to the test environment
• Build the directed and random verification tests
• Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues
• Review functional and code coverage metrics - modify or add tests or constrain random tests to meet the coverage requirements

Preferred Experience

• Proficient in IP level ASIC verification
• Proficient in debugging firmware and RTL code using simulation tools
• Proficient in using UVM testbenches and working in Linux and Windows environment
• Experienced with Verilog, System Verilog, C, and C++
• Developing UVM based verification frameworks and testbenches, processes and flows
• Automating workflows in a distributed compute environment
• Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
• Good understanding and hands-on experience in the UVM concepts and SystemVerilog language
• Scripting language experience: Python, Makefile, shell preferred
• Exposure to leadership or mentorship is an asset

Academic Credentials

• Bachelors or Masters degree in computer engineering/Electrical Engineering
• Experience in SOC verification

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.