BENGALURU · FULLTIME
Lead Engineer
Questa Global
Bengaluru · onsite · Posted 56d ago
Sourced from
Not disclosed5–12 yrsfulltimeBengaluru
About a minute. You'll make an account on the way through.
agent · working
- Read this posting0.5s
- Found the form on Foundit · 13 questions to answer1.1s
- Decided the answers for all of them2.7s
- Tailor your résumé to this role
- Waiting for you
Section · 01
About this role
Job Requirements
At Quest Global, it's not just what we do but how and why we do it that makes us different. With over 25 years as an engineering services provider, we believe in the power of doing things differently to make the impossible possible. Our people are driven by the desire to make the world a better place—to make a positive difference that contributes to a brighter future. We bring together technologies and industries, alongside the contributions of diverse individuals who are empowered by an intentional workplace culture, to solve problems better and faster.
Key Responsibilities
Full-Stack Physical Design: Owning the RTL-to-GDSII flow, including physical-aware synthesis, floor planning, placement, routing, and clock tree synthesis (CTS).
3D-IC and Signoff Execution: Working on 3D heterogeneous integration and multi-die assemblies, managing TSV (Through-Silicon Via) planning, IR drop, electro-migration (EM), and static timing analysis (STA).
Power & Performance: Focusing on low-power implementation using UPF/CPF and strict timing closure for high-frequency designs (>1GHz).
Methodology Development: Collaborating with IP/foundry partners and developing automation scripts in Tcl, Python, or Perl.
Experience: 5+ to 10+ years of hands-on ASIC/SoC Physical Design experience with multiple full-cycle tape-outs at advanced nodes (5nm, 3nm, or 2nm).
Domain Expertise: Solid understanding of multi-corner multi-mode (MMCM), signal integrity, and 3D packaging technologies.
Tool Proficiency: Deep experience with industry-standard EDA tools like Cadence (Innovus, Tempus, Voltus) or Synopsys (ICC2, PrimeTime).
Scripting Skills: Proficiency in Tcl (mandatory), Python, or Perl
We wholeheartedly believe in the diversity of thought that comes with fostering a culture rooted in respect, where everyone belongs, is valued, and feels inspired to share their ideas. We know embracing our unique differences makes us better, and that solving the worlds hardest engineering problems requires diverse ideas, perspectives, and backgrounds. We shine the brightest when we tap into the many dimensions that thrive across over 21,000 difference-makers in our workplace.
Work Experience
Required Skills:
Full-Stack Physical Design: Owning the RTL-to-GDSII flow, including physical-aware synthesis, floor planning, placement, routing, and clock tree synthesis (CTS).
3D-IC and Signoff Execution: Working on 3D heterogeneous integration and multi-die assemblies, managing TSV (Through-Silicon Via) planning, IR drop, electro-migration (EM), and static timing analysis (STA).
Power & Performance: Focusing on low-power implementation using UPF/CPF and strict timing closure for high-frequency designs (>1GHz).
Methodology Development: Collaborating with IP/foundry partners and developing automation scripts in Tcl, Python, or Perl.
Experience: 5+ to 10+ years of hands-on ASIC/SoC Physical Design experience with multiple full-cycle tape-outs at advanced nodes (5nm, 3nm, or 2nm).
Domain Expertise: Solid understanding of multi-corner multi-mode (MMCM), signal integrity, and 3D packaging technologies.
Tool Proficiency: Deep experience with industry-standard EDA tools like Cadence (Innovus, Tempus, Voltus) or Synopsys (ICC2, PrimeTime).
Scripting Skills: Proficiency in Tcl (mandatory), Python, or Perl
At Quest Global, it's not just what we do but how and why we do it that makes us different. With over 25 years as an engineering services provider, we believe in the power of doing things differently to make the impossible possible. Our people are driven by the desire to make the world a better place—to make a positive difference that contributes to a brighter future. We bring together technologies and industries, alongside the contributions of diverse individuals who are empowered by an intentional workplace culture, to solve problems better and faster.
Key Responsibilities
Full-Stack Physical Design: Owning the RTL-to-GDSII flow, including physical-aware synthesis, floor planning, placement, routing, and clock tree synthesis (CTS).
3D-IC and Signoff Execution: Working on 3D heterogeneous integration and multi-die assemblies, managing TSV (Through-Silicon Via) planning, IR drop, electro-migration (EM), and static timing analysis (STA).
Power & Performance: Focusing on low-power implementation using UPF/CPF and strict timing closure for high-frequency designs (>1GHz).
Methodology Development: Collaborating with IP/foundry partners and developing automation scripts in Tcl, Python, or Perl.
Experience: 5+ to 10+ years of hands-on ASIC/SoC Physical Design experience with multiple full-cycle tape-outs at advanced nodes (5nm, 3nm, or 2nm).
Domain Expertise: Solid understanding of multi-corner multi-mode (MMCM), signal integrity, and 3D packaging technologies.
Tool Proficiency: Deep experience with industry-standard EDA tools like Cadence (Innovus, Tempus, Voltus) or Synopsys (ICC2, PrimeTime).
Scripting Skills: Proficiency in Tcl (mandatory), Python, or Perl
We wholeheartedly believe in the diversity of thought that comes with fostering a culture rooted in respect, where everyone belongs, is valued, and feels inspired to share their ideas. We know embracing our unique differences makes us better, and that solving the worlds hardest engineering problems requires diverse ideas, perspectives, and backgrounds. We shine the brightest when we tap into the many dimensions that thrive across over 21,000 difference-makers in our workplace.
Work Experience
Required Skills:
Full-Stack Physical Design: Owning the RTL-to-GDSII flow, including physical-aware synthesis, floor planning, placement, routing, and clock tree synthesis (CTS).
3D-IC and Signoff Execution: Working on 3D heterogeneous integration and multi-die assemblies, managing TSV (Through-Silicon Via) planning, IR drop, electro-migration (EM), and static timing analysis (STA).
Power & Performance: Focusing on low-power implementation using UPF/CPF and strict timing closure for high-frequency designs (>1GHz).
Methodology Development: Collaborating with IP/foundry partners and developing automation scripts in Tcl, Python, or Perl.
Experience: 5+ to 10+ years of hands-on ASIC/SoC Physical Design experience with multiple full-cycle tape-outs at advanced nodes (5nm, 3nm, or 2nm).
Domain Expertise: Solid understanding of multi-corner multi-mode (MMCM), signal integrity, and 3D packaging technologies.
Tool Proficiency: Deep experience with industry-standard EDA tools like Cadence (Innovus, Tempus, Voltus) or Synopsys (ICC2, PrimeTime).
Scripting Skills: Proficiency in Tcl (mandatory), Python, or Perl
Sourced from foundit
Section · 02
Skills
3D heterogeneous integrationFull-Stack Physical DesignMulti-die assembliesPrimetimefloor planningtclPerlCadence InnovusRoutingUPFTempusCPFSynopsys ICC2IR dropVoltusPythonRTL-to-GDSII FlowLow-power implementationPlacementPhysical-Aware Synthesis
Section · Company
About Questa Global
Questa Global
Recruitment
11-50
employees
2010
16 years old
Gurgaon
India
₹10.6L PA avg
Avg at Questa Global
About
Questa Global provides comprehensive business management solutions, leveraging extensive industry experience to enhance human capital services and organizational performance.
Industries
Recruitment
Employee ratings
10 reviews
4.0/ 5
Culture
3.9
Career growth
3.1
Work-life
3.5
Employees rate it well for
Company Culture43Work-Life Balance42
Find them on