Agent
Jobs
Applied
Tracker
Profile
    1. Jobs for you
    2. Job

    Job · 10909594

    Silicon Labs logo

    Lead Engineer - Design Verification (Low power UPF/CPF)

    Silicon Labs · Hyderabad · onsite · Posted 71d ago

    Undisclosed6–8 yrsfulltimeSourced fromNaukri

    About a minute. You'll make an account on the way through.

    About this role

    Job Summary

    In this role, you will work on low-power design verification for complex SoCs, ensuring robust and power-efficient silicon. You will focus on validating power intent and low-power features using UPF/CPF methodologies across the design lifecycle.

    The Design Verification team collaborates closely with RTL, architecture, and physical design teams to deliver high-quality silicon. We focus on coverage-driven verification and advanced low-power methodologies.

    Experience with artificial intelligence (AI) powered tools and technologies used to enhance productivity, analysis, and decision-making.

    Responsibilities

    • Understand and verify power domains and power intent (UPF/CPF)
    • Develop and execute test plans for low-power modes and states
    • Own end-to-end DV: testbench development, testcases, assertions, debugging (RTL/UPF)
    • Drive functional and assertion coverage closure
    • Build and enhance SystemVerilog/UVM verification environments
    • Perform power-aware verification and debug complex issues
    • Collaborate with cross-functional teams and explore advanced DV methodologies

    Requirements

    • BS/MS in Electrical or Computer Engineering (or related field)
    • 6-8 years of experience in design verification
    • Strong SystemVerilog/UVM skills
    • Experience with assertion-based and coverage-driven verification
    • Solid understanding of low-power design techniques
    • Experience with UPF/CPF-based verification
    • Knowledge of low-power SoC constructs (clock gating, isolation, level shifters, retention)
    • Strong debugging and problem-solving skills

    Nice to Have

    • Experience with formal/static verification
    • Familiarity with Synopsys NLP tools
    • Knowledge of GLS / PA-GLS
    • Scripting skills (Python/Perl)
    • Experience with ASIC tools and flows


    Disclaimer: This job description has been sourced from a public domain and may have been modified by Naukri.com to improve clarity for our users. We encourage job seekers to verify all details directly with the employer via their official channels before applying.

    Sourced from naukri

    Skills

    ScriptingIOTphysical designcomputer engineeringbsNatural Language ProcessingOutpatientPerlindustrial iotASICDesign VerificationLow-Power DesignEmbedded SystemsNPSdebuggingDebugPythonArchitectureoperationsEquityArtificial Intelligence

    About Silicon Labs

    Silicon Labs logo

    Silicon Labs

    Semiconductors

    394

    employees

    1996

    30 years old

    Austin, Texas

    United States Of America

    About

    Silicon Labs specializes in providing innovative silicon and software solutions, enhancing connectivity across IoT, consumer, automotive, and industrial sectors.

    Industries

    SemiconductorsInternetManufacturingElectronics

    Employee ratings

    52 reviews

    3.6/ 5

    Culture

    3.5

    Career growth

    3.3

    Work-life

    3.8

    Employees rate it well for

    Work Culture11Employee Benefits5Senior Management4

    Find them on

    WebsiteLinkedInAmbitionBox reviews

    Lead Engineer - Design Verification (Low power UPF/CPF) · waiting for your command