BENGALURU · FULLTIME
Ip verification engineer
JO
jobcrexa
Bengaluru · onsite · Posted 39d ago
Sourced from
Not disclosed4–6 yrsfulltimeBengaluru
About a minute. You'll make an account on the way through.
agent · working
- Read this posting0.7s
- Found the form on Foundit · 5 questions to answer1.1s
- Decided the answers for all of them2.1s
- Tailor your résumé to this role
- Waiting for you
Section · 01
About this role
Job Title : IP Verification Engineer – UVM verification
Exp Level:4+ yrs
Location: Bangalore/Hyderabad
Job Description: System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in multi-master, multi-slave AXI4 use-case configurations. Knowledge of DRAM memory controllers.
Develop and execute testbenches to validate the functionality and correctness of models, as well as participate in system-level testing and debugging.
Basic Job Deliverable: Setup verification environment and bring up simulations with various simulations such as VCS / Questa / Xcellium / Riviera
SV/UVM Functional verification
Expertise in Vivado for simulation debugs
Qualification: B. E/M. E/M. Tech
Interested can Share CV to sharmila.b@
Exp Level:4+ yrs
Location: Bangalore/Hyderabad
Job Description: System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in multi-master, multi-slave AXI4 use-case configurations. Knowledge of DRAM memory controllers.
Develop and execute testbenches to validate the functionality and correctness of models, as well as participate in system-level testing and debugging.
Basic Job Deliverable: Setup verification environment and bring up simulations with various simulations such as VCS / Questa / Xcellium / Riviera
SV/UVM Functional verification
Expertise in Vivado for simulation debugs
Qualification: B. E/M. E/M. Tech
Interested can Share CV to sharmila.b@
Sourced from foundit
Section · 02
Skills
RivieraAXI4 bus protocolNetwork On Chip (NOC) protocolUVMSystem VerilogVCSVivadoXcelliumQuestaDRAM memory controllers