Functional Verification Engineer

Project Role : Functional Verification Engineer
Project Role Description : Develop and execute testbenches to verify the functional correctness of digital designs at the block and system level. Create constrained-random, directed, and coverage-driven tests using languages like SystemVerilog and UVM. Collaborate with design and architecture teams to identify corner cases and ensure complete functional coverage before tape-out.
Must have skills : SoC Verification
Good to have skills : NA
Minimum 5 year(s) of experience is required
Educational Qualification : 15 years full time education

Summary:
As a Functional Verification Engineer, a typical day involves designing and implementing comprehensive testbenches to validate the functional accuracy of digital designs at both block and system levels. The role requires creating various types of tests, including constrained-random, directed, and coverage-driven, to thoroughly assess design behavior. Collaboration with design and architecture teams is essential to uncover edge cases and guarantee exhaustive functional coverage prior to tape-out. This position demands a proactive approach to problem-solving and continuous communication across multiple teams to ensure the highest quality of verification outcomes.

Roles Responsibilities:
- Expected to be an SME, collaborate and manage the team to perform.
- Responsible for team decisions.
- Engage with multiple teams and contribute on key decisions.
- Provide solutions to problems for their immediate team and across multiple teams.
- Lead efforts to identify verification gaps and implement strategies to address them.
- Mentor junior team members to enhance their technical skills and understanding.
- Coordinate with cross-functional teams to align verification goals with project timelines.

Professional Technical Skills:
- Must To Have Skills: Proficiency in SoC Verification.
- Experience in developing and executing testbenches using SystemVerilog and Universal Verification Methodology.
- Strong knowledge of constrained-random and coverage-driven verification techniques.
- Ability to collaborate effectively with design and architecture teams to identify corner cases.
- Familiarity with debugging and analyzing simulation results to ensure design correctness.
- Skilled in managing verification environments and automating test processes.
- The candidate should have minimum 5 years of experience in SoC Verification.
- This position is based at our BDC6F - SEZ office.
- A 15 years full time education is required.




Qualification
15 years full time education