Design Verification Engineer

Navii is an AI recruiter, running this search on behalf of Proxelera.

HERE'S HOW IT WORKS

Rather than your resume sitting in a queue, you have a conversation with Navii about your experience and what you want next. What you say reaches Proxelera's hiring team in your own words. It is a required step, and there is nothing to schedule.

NEXT STEP

A conversation with Navii about this role:

https://app.heynavii.ai/careers/design-verification-engineer-cffe749b

ABOUT PROXELERA

Proxelera does end-to-end chip design from India, specification through silicon. Most chip companies use their India centres for validation or one slice of the process. Proxelera was built on the opposite idea: the whole system, owned ground up, in country. Over 190 engineers across the Bengaluru and Mysuru design centres, working on AI, DSP, AMS and wireless networking silicon.

THE ROLE

As a Design Verification Engineer you will play a crucial role in the end-to-end chip design process, taking projects from specification to silicon. This is a chance to tackle genuinely challenging verification work that goes beyond the typical validation slice.

Also a fit if you call yourself: Verification Engineer, Functional Verification Engineer, Design Verification Lead.

THE WORK

• Drive the functional verification of IP, subsystems and full chips, ensuring designs meet the highest standards of quality.

• Build and maintain SystemVerilog and UVM environments, taking functional coverage and assertions to closure.

• Debug failures to root cause across stimulus, DUT and environment, working closely with design and architecture teams.

• Take on protocol and interface verification for standards like PCIe, DDR4/DDR5 and Ethernet, ensuring robust performance across platforms.

• Work on DFT, security verification, and FPGA or emulation verification as the team grows.

WHAT YOU'LL NEED

• Hands-on functional verification of real silicon, with the ability to debug to root cause across stimulus, DUT and environment.

• Proficiency in SystemVerilog and UVM, with a track record of building or materially extending testbenches.

• Familiarity with industry simulators such as Questa, VCS or Xcelium, and at least one protocol worked end-to-end.

• Functional coverage and SVA assertions driven as a practice, not as a checklist.

EVEN BETTER IF

• You have full-chip or subsystem scope beyond IP and block level.

• You are familiar with gate-level simulation, low-power UPF and CDC.

• You have exposure to formal verification on real properties and to VIP-based environments.

WHO THRIVES HERE

• You enjoy tackling complex verification challenges and want ownership of your work.

• You communicate effectively with cross-functional teams and keep alignment through the verification process.

• You are proactive about building trust with colleagues on a team that values innovation and quality.

THE TEAM

You will join a collaborative team led by Raghavendra Mohan V, who oversees delivery and operations. The verification team is integral to Proxelera's mission, working closely with the CEO, Ravi Shankar Rao, who is personally invested in building a strong verification culture.

COMPENSATION AND LOGISTICS

Full-time, on-site five days a week, Bangalore. The hiring team will share compensation details directly. Benefits include health insurance, paid time off and professional development support.