Design Release Engineer (DRE) - Mechatronics_ Product Inhouse
Segula Technologies · Pune · onsite · Posted 70d ago
About a minute. You'll make an account on the way through.
About this role
"main" data-brand-name="Segula Technologies" class="job-page page__container layout__page">
- 0
- 1
- 2
- 3
- 4
Design Release Engineer (DRE) - Mechatronics_ Product Inhouse
- Permanent Contract
- Full-time
- At least 2 years of experience (Junior level)
- BTEC Higher National Diploma, Diploma of Higher Education
- ELECTRICAL CAD DESIGNER
Design Release Engineer (DRE) - Mechatronics
Responsibilities:
- Collaboration with customers and suppliers (global)
- Responsible for component development from Sourcing - SOP
- Timeline Planning/review of component, SW release, testing and validation
- Build RFQ Package/Product card
- Supplier sourcing
- Analysis/review technical spec, Confirmative matrix
- Create/review EE/Mech/HW/SW Tech. Specs, Architectures, Deliverables, E-BOMs, Concepts, data sheets
- Evaluates Test Reports, DFMEA, Safety Documents, FuSa,
- Analysis and review SW validation report and functional results, diagnostics, and Errors/bugs in SW
- Review DMOV, CVVR,
- Prepare Test plan, DVP&R document for Mech/EE/EMC/ENV DV & PV phase.
- Review/analyze the test report
- Tracking/follow-up on OP, work progress throughout the project.
HW Activities
- Creation and review of HW Technical specifications
- Creation and Review of EE Architecture
- Creation, Review and Evaluation of HW EE Deliverables - E-BOM, Connectors, Electrical Data Sheet
- Responsible for EE design of Automotive Lightings and Automatic Power spindle components
- Evaluation of HW-DFMEA
- Evaluation of FuSa HW Goals (derived from DFMEA) in HW design
- Analysis & Review of SW + Functional Technical Specifications
- Analysis & Review of Functional Implementation in SW
- Analysis & Review of Diagnostics and Error handling Implementation in SW
- Analysis & Review of SW Deliverables - DMOV, ISO26262, CVVR
- Planning & Review of SW Release Plan
- Tracking of Open Issues on SW Bugs
- Planning of Project DVP&R Testplan: EE ENV. and EMC tests for DV and PV phases
- Analysis, Review and Evaluation of ENV and EMC Test reports
- Tracking of open issues on validation test results
- Planning of project timing - (HW availability, SW releases, Validation testing)
- Responsible for Project Engineering Deliverables
- Responsible for APQP Grid management n PLM/AUROS
- Technical Evaluation of bids during RFQ/Sourcing
- Creation and management of Change Requests
Experience: 3 to 5 Years & 5 to 7 Years
Location: Chennai, Pune & Bangalore
Pune, India
Would you like to calculate the access time Click here
Disclaimer: This job description has been sourced from a public domain and may have been modified by Naukri.com to improve clarity for our users. We encourage job seekers to verify all details directly with the employer via their official channels before applying.
Sourced from naukri
Skills
About Segula Technologies

Segula Technologies
Engineering & Construction
859
employees
2006
20 years old
Nanterre
France
₹7.5L PA avg
Avg at Segula Technologies
About
Employee ratings
10 reviews
Culture
2.2
Career growth
2.1
Work-life
2.4
Employees rate it well for
Find them on