HYDERABAD · FULLTIME
Associate III - VLSI

UST
Hyderabad · onsite · Posted 5d ago
Your match
Sign in to see your match score, skill gaps & tailored resume.
Section · 01
About this role
Role Description Hands on verification experience with C/C++/SystemVerilog sbench development.Hands on experience with coverage planning, coding and coverage closure.Experience with x86, ARM or any other industry standard microprocessor ISA.Experience with Cache, Coherency and Data-Consistency verification.Experience in clocking, reset, power-up sequences and power management verification.Knowledge of microprocessor design-for-debug (DFD) logic will be a plus.Understanding of low power design verification techniques is a plus.
Skills vlsi design,microprocessor isa,systemverilog,c,sbench development,coding,x86,coverage planning
Sourced from linkedin · view original
Let the agent run this one for you.
Tailored resume, auto-apply, and referral lookup — in under 2 minutes.
Section · 02
Skills
Section · Company
About UST

UST
IT Services & Consulting
14.0k+
employees
1999
27 years old
Aliso Viejo, California
United States (USA)
About
Industries
Employees rate it well for
Find them on