Associate II - VLSI
UST Global · Bengaluru · onsite · Posted 71d ago
Undisclosed1–4 yrsfulltimeSourced from
About a minute. You'll make an account on the way through.
About this role
Requirements
- 1-4 years of experience in ASIC/SoC Functional Verification.
- Strong proficiency in SystemVerilog and UVM.
- Good understanding of digital design fundamentals and verification methodologies.
- Experience with Verilog/SystemVerilog simulation and debugging.
- Knowledge of constrained-random verification and functional coverage.
- Familiarity with scripting languages such as Python, Perl, or Shell is an added advantage.
- Good debugging, analytical, and problem-solving skills.
- Excellent communication and teamwork skills.
Qualifications
- Preferred Qualifications: Bachelors or Masters degree in Electronics, Electrical Engineering, Computer Engineering, or a related field.
- Exposure to industry-standard simulators such as Synopsys VCS, Cadence Xcelium, or Siemens QuestaSim.
- Knowledge of standard bus protocols such as AXI, AHB, APB, PCIe, USB, I2C, SPI, or UART is preferred.
Disclaimer: This job description has been sourced from a public domain and may have been modified by Naukri.com to improve clarity for our users. We encourage job seekers to verify all details directly with the employer via their official channels before applying.
Sourced from naukri
Skills
ScriptingSOCuartCadenceVLSIscripting languagescomputer engineeringshelldigital designPerlVerilogUVMASICPCIEFunctional Verificationsynopsysdebuggingelectrical engineeringPython
About UST

UST Global
IT Services & Consulting
14.0k+
employees
1999
27 years old
Aliso Viejo, California
US
₹12.9L PA avg
Avg at UST
About
UST helps the world's best organizations succeed through digital transformation, crafting disruptive solutions and strategies bringing our clients vision to life.
Industries
IT Services & ConsultingManufacturing
Employee ratings
0 reviews
3.7/ 5
Employees rate it well for
Work-Life Balance38Company Culture37
Find them on